To comply with wired communication standards such as USB, SATA and PCI/PCI-E, systems-on-chip require frequency references with better than 300ppm accuracy. LC-based references achieve 100ppm accuracy [1], but suffer from high power consumption (~20mW). Thermal diffusivity (TD) references require less power (~2mW), at the expense of less accuracy (1000ppm) [2]. RC-based references offer the lowest power consumption, but their accuracy is typically limited to ~0.1% [3] . In RC relaxation oscillators, comparator offset and delay are the major sources of inaccuracy [4, 5] . References based on frequency-locked loops (FLLs) circumvent these by locking an oscillator's frequency to the timeconstant of an RC filter, but their accuracy is then limited by the nonlinear temperature dependency of on-chip resistors [3, 6] . This paper describes a 7MHz RC-based frequency reference that solves this problem by accurately combining the complementary temperature dependencies of two integrated resistors in the digital domain. Measurements on 12 samples show that it achieves an inaccuracy of ±250ppm from -45°C to 85°C and an Allan Deviation floor of 250ppb. These results represent a 3.5× reduction in inaccuracy and a 16× reduction in long-term drift compared to state-of-the-art CMOS RCbased frequency references.
This paper describes a 7MHz RC-based frequency reference that solves this problem by accurately combining the complementary temperature dependencies of two integrated resistors in the digital domain. Measurements on 12 samples show that it achieves an inaccuracy of ±250ppm from -45°C to 85°C and an Allan Deviation floor of 250ppb. These results represent a 3.5× reduction in inaccuracy and a 16× reduction in long-term drift compared to state-of-the-art CMOS RCbased frequency references.
The proposed frequency reference (Fig. 3.3 .1) consists of a frequency-locked loop (FLL), in which the frequency of a digitally controlled oscillator (DCO) is locked to a composite phase shift derived from two Wien-Bridge (WB) filters. Due to the finite temperature coefficients (TCs) of their resistors, the phase shift of each WB will be a function of temperature. Phase shifts with complementary TCs can then be generated by realizing WBs from different resistor types, e.g. silicided p-poly (TC = 0.36%/°C) and unsilicided n-poly (TC = -0.17%/°C). By digitizing and appropriately combining the complementary phase shifts of the two such WBs, φ sp and φ n , a temperature independent phase-shift, φ e , can be realized.
As shown in Fig. 3.3 .1, the phase shift of each WB is digitized by a Phase Domain ΔΣ-Modulator (PDΔΣM). The resulting bitstream output is then decimated by a CIC (cascaded integrator-comb) filter. The nonlinear temperature dependence of the resulting φ sp and φ n is first corrected by fixed polynomials [p sp (.) and p n (.)], and then combined to generate φ e . The gain provided by the FLL's digital integrator drives φ e to zero, thus making the DCO's output frequency f DCO (=7MHz) temperature independent as well. nd -order PDΔΣM [8] . Both are driven at f DRV = f DCO /16, which is also used to generate the modulator's sampling clock f s and its phase references, φ 0 and φ 1. A chopper demodulator detects the difference between the WB's phase shift, φ WB, and the phase reference selected by the bitstream, BS. The resulting DC signal is driven to zero by the loop filter's gain, ensuring that the average value of the selected phase references is in quadrature with φ WB , and therefore, that BS is a digital representation of φ WB . As in [8] , the 1 st integrator is based on a 2-stage opamp, while the 2 nd integrator employs a g m -C OTA, which uses R ff to realize the modulator's feed-forward coefficient. Figure 3 .3.2 also shows the measured output spectrum of the PDΔΣM that digitizes WB sp when it is driven by a fixed 7MHz clock and the CIC filter output. The decimation factor of the CIC filter involves a trade-off between modulator resolution (smaller bandwidth) and suppression of DCO drift and noise (wider bandwidth). A decimation factor of 1024 places the filter's first notch at ~425Hz, which ensures sufficient suppression of quantization noise (highlighted area in Fig. 3.3 .2). After decimation, the PDΔΣM+CIC combination achieves a phase resolution of ~0.025m° (rms), which translates into negligible DCO jitter: <0.5ps (rms). A digital gain following the integrator sets the dominant pole of the entire FLL at ~50Hz. It consists of a 9-stage currentstarved ring oscillator, which is driven by a 5b coarse current-steering DAC, and a 13b fine current-output R-2R DAC. The coarse DAC covers a ±50% range around the 7MHz nominal output frequency, while the fine DAC covers a ±7.5% range with a 120Hz LSB. The FLL loop primarily controls the fine DAC using linear feedback, but the coarse DAC can be updated when the digital integrator is close to saturation. To ensure feedback stability, the fine DAC must be monotonic, and so a segmented architecture based on a 5b unary DAC and an 8b R-2R ladder was used. Its reference is generated from the supply voltage via a resistive divider, and then applied to the DAC via a buffer and a gain-boosted current mirror (g m and M 1 ). An RC lowpass filter (R lpf -C lpf ), with a cut-off much higher than the FLL pole, suppresses the DAC's wide-band noise, this reducing the DCO's jitter. This coarse-fine architecture results in a fine LSB small enough (18ppm) to keep the DCO's quantization noise well below the expected accuracy, while achieving a large enough range to handle process variations.
The prototype (Fig. 3.3.7 ) was fabricated in a TSMC 0.18μm CMOS process. 12 samples in ceramic DIL packages were characterized. The two WB and PDΔΣM channels occupy 1.24mm 2 and draw 180μA from a 1.8V supply. The DCO occupies 0.35mm 2 and draws 250μA from a separate 1.8V supply. Digital circuitry is implemented in an external FPGA for flexibility.
The phase vs. temperature characteristic of the two WBs was initially determined with the help of a fixed 7MHz reference frequency. As in [8] , after correcting for the inherent nonlinearity of the PDΔΣM (same for all samples & resistor types), each sample was trimmed at two temperatures (-35°C, 75°C), and then, for each resistor type, the remaining systematic error is corrected by a fixed 4 th -order polynomial (the same for all samples). The resulting polynomials and calibration coefficients were then loaded in the FPGA, the FLL closed and a second temperature sweep done to characterize its output frequency over temperature. Figure 3 .3.4 shows the frequency output of the 12 samples and the residual frequency error over temperature and supply voltage. The frequency error is less than ±250ppm over the temperature range from -45ºC to 85°C, corresponding to a TC of 3.85ppm/°C (box method). Over a 1.7-to-2V supply range, the worst-case peak-to-peak frequency error is 548ppm, corresponding to a worst-case supply sensitivity of 0.18%/V. 
